Versions Compared

Key

  • This line was added.
  • This line was removed.
  • Formatting was changed.


Table of Contents
typeflat

Attendance

Committee Members 

NamePresent
Martin Stadtler (Sn Director of LDCG, Linaro)(tick)
Andrew Wafaa (Arm)(tick)

Pak Lui (Huawei)


Larry Wikelius (Cavium)

(tick)

Hongbo Zhang (HXT)


Jon Masters (RedHat)


Takeharu Kato (Fujitsu)

(tick)

Koichi Hirai (Fujitsu)(tick)
Kevin Pedretti (Sandia NL)(tick)



Guests 

NamePresent

Kanta Vekaria (Office CTO, Linaro)

(tick)

David Rusling, CTO Linaro(tick)
Andrea Gallo (VP of Segment Groups, Linaro)

(tick)

Anoop Saxena (Project Mgr Segments, Linaro)

(tick)

Renato Golin (HPC Tech Lead, Linaro)

(tick)  

Eric Van Hensbergen, Darren Cepulis, Brent Gorda (Arm)(tick)  

Dial in Information

To join the meeting, go to: https://bluejeans.com/8444124406 

Just want to dial in? (http://bluejeans.com/numbers

1) +1 408 740 7256 

2) Enter Meeting ID: 8444124406 

(Try your iPhone or Android phone) 

Agenda 

  • HPC Timeline
  • OpenBlas
  • AOB
Minutes
Andrew Young (Sandia)(tick)
Ashwin (Cavium)(tick)


Agenda 

  • HPC Timeline
  • OpenBlas
  • HPC Asia
  • Next HPC SIG meeting on 27th Nov, agenda:

    1. Post SC18 Round up
    2. HPC Engineering update (Renato)

View file
nameHPC SC - 6th Nov 2018.pdf
height250

Minutes

View file
namerecording (7).mp4
height250


OpenBLAS

  • Concerns were raised that the micro-benchmarks may not be representative of actual use
  • During the GitHub discussion, we're leaning towards making ARMv8 the new base standard and remove A57
    • This would encompass all vanilla Arm cores: A53, A57, A72 and A73
    • Using minimal settings from the manuals to guess caches and pipelines
  • Dynamic Arch would throw a wrench at it again, as it would go back relying on runtime CPU detection
    • Arm CPU detection has not followed what Intel has done (for better or worse) but hasn't come up with anything better (or even functional)
    • We can use PPTT for caches (with some work), but that doesn't help cpuid for CPU vendor/part, which needs firmware support
  • Eric has suggested we find a work around until support gets better
    • Adding the files to /sys by hand (via bind mount or just plain copy)
    • Add to OpenHPC's recipes, perhaps the Ansible playbooks?
  • Everyone was in agreements that, regardless of good cpuid support, having a solid base is crucial